[GRACE TAN](HTTPS://ORCID.ORG/0000-0002-4922-4019)[∗] , National University of Singapore, Singapore

1 INTRODUCTION

Consistency testing (henceforth "testing") is the problem of determining if an abstract execution of a concurrent program is feasible under a given memory model, i.e. does it have a concrete execution consistent with the memory model, and finds many applications in the testing and verification of concurrent software. Model checkers attempt to exhaustively search for buggy executions to prove or disprove the correctness of a program. Since the number of concrete executions can be exponential in the number of abstract ones, practical algorithms limit the search space to abstract executions. To this end, model checkers use consistency testers to check the feasibility of the abstract executions they enumerate [\[1,](#page-3-0) [3](#page-3-1)[–5,](#page-3-2) [8,](#page-3-3) [11,](#page-3-4) [16,](#page-3-5) [17\]](#page-3-6). In the context of predictive concurrency testing [\[6,](#page-3-7) [15\]](#page-3-8), consistency testers are also used to limit the search space to sound reorderings.

Consequently, the complexity of testing has been studied across several parametrizations, memory models, and levels of abstractions. In the most abstract setting, consistency testing is done for reads-value abstract executions (henceforth "reads-value testing"), where the input is the set of events E annotated with values, together with the program order po. For most memory models, reads-value testing is intractable [\[7,](#page-3-9) [9,](#page-3-10) [12](#page-3-11)[–14,](#page-3-12) [20\]](#page-3-13), so recent work has instead tackled the easier problem of testing reads-from abstract executions (henceforth "reads-from testing"), where one is additionally given a complete reads-from relation rf $[1, 2, 4, 10, 20]$ $[1, 2, 4, 10, 20]$ $[1, 2, 4, 10, 20]$ $[1, 2, 4, 10, 20]$ $[1, 2, 4, 10, 20]$ $[1, 2, 4, 10, 20]$ $[1, 2, 4, 10, 20]$ $[1, 2, 4, 10, 20]$ $[1, 2, 4, 10, 20]$, enabling scalable model checkers [\[5,](#page-3-2) [16\]](#page-3-5). Most notably, reads-from testing under the RC20 memory model [\[19\]](#page-3-17), an important formalization of the C/C++ memory model, can be done efficiently in time $O(n(k + d))$, where *n*, *k*, and d are the number of events, threads, and memory locations in the execution respectively $[23]$.

Unfortunately, the problem of testing store-order abstract executions (henceforth "store-order testing"), where one is also given the store-order mo, has largely been understudied. Furthermore, the apparent difficulty of performing a thorough algorithmic investigation for it gives rise to a unique chicken-and-egg problem. Because of the apparent hardness, no applications that use a store-order tester have been developed. But on the other hand, lack of a solid application discourages an active investigation of this problem. However, this cycle is worth breaking. For instance, model checking programs that are very read heavy or have predictable write patterns may require enumerating much fewer store-order abstract executions than reads-from abstract executions. In such a setting, an efficient store-order tester can significantly lower the overall model checking cost.

In this work, we initiate the study of store-order testing by exploring its algorithmic and complexity-theoretic landscape under the memory models RC20, RA, SRA, Relaxed, and Relaxed-Acyclic [\[10\]](#page-3-16), relevant due to their relation to C/C++, whose informal memory model has even been adapted to the Rust and Go languages [\[21,](#page-3-19) [22\]](#page-3-20). A summary of our results can be found in Table [1.](#page-1-0)

We show that store-order testing is intractable for (even the RMW-free fragments of) RC20, RA, SRA, and Relaxed-Acyclic. Specifically, for any memory model M whose strength lies between the RMW-free RA and SRA memory models, store-order testing under M is NP-complete. Storeorder testing under RMW-free Relaxed-Acyclic is not only NP-complete, but also W[1]-hard when parameterized by the number of threads (so a fixed-parameter-tractable algorithm is unlikely).

[∗]Category: Graduate. ACM#: 4838626. Advised by [Umang Mathur](https://orcid.org/0000-0002-7610-0660) (NUS), in collaboration with [Shankaranarayanan Krishna](https://orcid.org/0000-0003-0925-398X) (IIT Bombay) and [Andreas Pavlogiannis](https://orcid.org/0000-0002-8943-0722) (Aarhus University).

Author's address: [Grace Tan,](https://orcid.org/0000-0002-4922-4019) National University of Singapore, Singapore, Singapore, gracetan@comp.nus.edu.sg.

Memory model	Upper bound		Lower bound	
RC20	ppoly(n)		NP-complete even for $k = 4$	(sec. 3.1)
$SRA \preceq M \preceq RA$	poly(n)		NP-complete	(fig. 1a)
Relaxed-Acyclic	poly(n)		$W[1]$ -hard	(fig. 1c)
RC20-Ordered	O(nk)	(sec. 3.2)	No $O(n^{\omega/2-\epsilon})$ algorithm ¹	(fig. 1b)
Relaxed			$\Theta(n)$	(sec. 3.2)
Single-writer RC20/RC20-Ordered	O(nk)	(sec. 3.2)	No $O(n^{\omega/2-\epsilon})$ algorithm ¹	(fig. 1b)
Single-writer RA/SRA	O(nk)	(sec. 3.2)	No $O(n^{\omega/2-\epsilon})$ algorithm ¹	(fig. 1b)
Single-writer Relaxed-Acyclic			$\Theta(n)$	(sec. 3.2)
Single-writer Relaxed			$\Theta(n)$	(sec. 3.2)

Table 1. The complexity landscape of store-order consistency testing.

Finally, store-order testing under RMW-free RC20 is NP-complete even when the input is limited to only 4 threads, the strongest intractability result we have.

We next identify a practically motivated fragment for which the store-order testing problem becomes tractable. Specifically, the single-writer fragment, i.e. the fragment where every location is written to by exactly one thread, admits an efficient algorithm, running in time $O(nk)$, and in $O(n)$ for specific subfragments. We extend this result by generalizing the single-writer constraint to a weaker one, which can be cleanly formalized as a new memory model we call 'RC20-Ordered'. We also show that these algorithms are optimal or nearly optimal by establishing conditional super-linear lower bounds^{[1](#page-1-1)} that also apply to the respective RMW-free fragments.

We find that the RC20-Ordered memory model exhibits salient properties. Our proofs establish and heavily use a partial order on executions that compares their $\mathsf{mo}^?$; rf 2 2 relations. This led to the surprising result that there is a *unique* minimal consistent concrete execution in this partial order, hinting that the "Ordered" strengthening may be interesting to study in its own right.

2 PRELIMINARIES

Executions^{[3](#page-1-3)}. A (store-order) *abstract* execution is a tuple $\widetilde{G} \triangleq \langle E, \text{po}, \text{mo} \rangle$, where E is a set of events annotated with values, po is the program order, and mo is the store order. Given an abstract execution \widetilde{G} , a *concrete* execution (for \widetilde{G}) is a tuple $G \triangleq \langle E, \text{po}, \text{mo}, \text{rf} \rangle$ where E, po, mo match those in \tilde{G} and the reads-from relation rf is consistent with the locations and values of each event.

Memory models. An (axiomatic) memory model is a set of constraints M that define whether a given concrete execution is consistent. For example, the porf-acyclicity axiom is written $acy(p \cup rf)$ and states that the relation po ∪ rf must be acyclic. A concrete execution G satisfies or is consistent under a memory model M (denoted $G \models M$) if G satisfies all the constraints of M. An abstract execution \tilde{G} is feasible under M if there exists some concrete execution G for \tilde{G} that satisfies M. The formalizations of the memory models pertaining to this work are presented in Appendix [A.](#page-4-0)

Comparing strengths of memory models and defining fragments. M_1 is stronger than M_2 (denoted $M_1 \leq M_2$) if for all concrete executions $G, G \models M_1 \implies G \models M_2$. M_1 is a fragment of M_2 if it only adds constraints, i.e. $M_1 = M_2 \cup C$ for some set of constraints C. Note that the term "fragment" tends to refer to syntactical restrictions in the literature, e.g. constraints placed on the program itself. For example, the Relaxed-Acyclic fragment of RC20 requires all operations to have memory order Relaxed. This nuance is not important in this work, so our definition is simplified.

¹There is no algorithm that runs in time $O(n^{\omega/2-\epsilon})$ for any $\epsilon > 0$, where ω is the matrix multiplication constant for Boolean Matrix Multiplication (believed to be > 2).

 $^2R; S, R^7, R^+$ denote the composition of relations R and S, reflexive and transitive closures of relations R and S respectively. 3 To be precise, there are additional promises placed on po, mo, etc., which are not relevant in this extended abstract.

(a) Gadget for NP-hardness of SRA $\preceq M \preceq RA$ (b) Idea for triangle hardness of single-writer RA/SRA Fig. 1. Various parts of this work not covered in this extended abstract. input

3 TECHNIQUES USED IN OUR RESULTS

3.1 Hardness of RC20

We show that the store-order testing problem under the RC20 memory model is NP-complete even when the input only has 4 threads. Our reduction from 3-SAT uses a novel technique based on toggle limits. A toggle happens on a thread t for a memory location x when the view of t for x changes value. The number of toggles can be restricted by simply limiting the number of writes to each location. We use two main ideas, that Relaxed reads with different values can be used to force toggles, and that Release-Acquire operations can be used to "join" threads' views together. These ideas are combined in our gadget such that the number of forced toggles is controlled based on the selected variable assignment, ensuring some thread runs out of toggles whenever a clause is falsified.

3.2 An efficient algorithm for the single-writer fragments

We show runtime upper bounds on the store-order testing problem as

listed in Table [1.](#page-1-0) Our algorithms are either optimal or nearly optimal due to our conditional superlinear lower bounds 1 1 . All of our upper bound results follow from the main algorithm for the new memory model RC20-Ordered that generalizes the single-writer fragment, which we describe next. The RC20-Ordered memory model. RC20-Ordered is derived from RC20 with two modifications. First, we make release sequences unbounded by replacing rf^{+} with mo²; rf, changing the synchronizes-with and happens-before relations. Next, we replace porf-acyclicity with hbo^{RA} acyclicity, similarly strengthening rf to mo[?]; rf. Surprisingly, under this strengthening, the minimal consistent concrete execution is unique, a corollary which extends to the other single-writer models. Testing algorithm for RC20-Ordered. Our algorithm starts with an partial execution with an empty reads-from relation rf = \varnothing , and works in a greedy fashion, executing one event at a time. The execution order is controlled such that it's consistent with hba^{RA} at all times. When executing reads, an appropriate edge must be added to rf. Among the candidate writes which don't break consistency, we pick the earliest candidate in mo. This greedy choice ensures that the execution graph minimizes the $\mathsf{mo}^?$; rf relation at all times. Our proofs of correctness and uniqueness of the minimal consistent execution heavily rely on this minimality.

4 ONGOING AND FUTURE WORK

We aim to further refine the complexity landscape, starting with testing under SRA $\leq M \leq$ RA parameterized by k , and either show its W[1]-hardness or find a FPT algorithm. Analogously, we aim to refine the complexity of testing under Relaxed-Acyclic in the bounded threads setting.

. . . $e_{t,j}$

> . . .

of Relaxed-Acyclic

REFERENCES

- [1] Parosh Abdulla, Mohamed Faouzi Atig, S. Krishna, Ashutosh Gupta, and Omkar Tuppe. 2023. Optimal Stateless Model Checking for Causal Consistency. In Tools and Algorithms for the Construction and Analysis of Systems, Sriram Sankaranarayanan and Natasha Sharygina (Eds.). Springer Nature Switzerland, Cham, 105–125.
- [2] Parosh Aziz Abdulla, Jatin Arora, Mohamed Faouzi Atig, and Shankara Narayanan Krishna. 2019. Verification of programs under the release-acquire semantics. In PLDI 2019, Kathryn S. McKinley and Kathleen Fisher (Eds.). ACM, 1117–1132. <https://doi.org/10.1145/3314221.3314649>
- [3] Parosh Aziz Abdulla, Mohamed Faouzi Atig, Bengt Jonsson, Magnus Lång, Tuan Phong Ngo, and Konstantinos Sagonas. 2019. Optimal stateless model checking for reads-from equivalence under sequential consistency. Proc. ACM Program. Lang. 3, OOPSLA (2019), 150:1–150:29. <https://doi.org/10.1145/3360576>
- [4] Parosh Aziz Abdulla, Mohamed Faouzi Atig, Bengt Jonsson, and Tuan Phong Ngo. 2018. Optimal Stateless Model Checking under the Release-Acquire Semantics. Proc. ACM Program. Lang. 2, OOPSLA, Article 135 (oct 2018), 29 pages. <https://doi.org/10.1145/3276505>
- [5] Pratyush Agarwal, Krishnendu Chatterjee, Shreya Pathak, Andreas Pavlogiannis, and Viktor Toman. 2021. Stateless Model Checking Under a Reads-Value-From Equivalence. In CAV'21. Springer International Publishing, 341–366.
- [6] Zhendong Ang and Umang Mathur. 2024. Predictive Monitoring with Strong Trace Prefixes. In Computer Aided Verification, Arie Gurfinkel and Vijay Ganesh (Eds.). Springer Nature Switzerland, Cham, 182–204.
- [7] Ahmed Bouajjani, Constantin Enea, Rachid Guerraoui, and Jad Hamza. 2017. On Verifying Causal Consistency. In Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages (Paris, France) (POPL '17). Association for Computing Machinery, New York, NY, USA, 626–638. <https://doi.org/10.1145/3009837.3009888>
- [8] Truc Lam Bui, Krishnendu Chatterjee, Tushar Gautam, Andreas Pavlogiannis, and Viktor Toman. 2021. The Reads-from Equivalence for the TSO and PSO Memory Models. Proc. ACM Program. Lang. OOPSLA (2021). [https://doi.org/10.](https://doi.org/10.1145/3485541) [1145/3485541](https://doi.org/10.1145/3485541)
- [9] Jason F. Cantin, Mikko H. Lipasti, and James E. Smith. 2005. The Complexity of Verifying Memory Coherence and Consistency. IEEE Trans. Parallel Distrib. Syst. 16, 7 (jul 2005), 663–671. <https://doi.org/10.1109/TPDS.2005.86>
- [10] Soham Chakraborty, Shankara Narayanan Krishna, Umang Mathur, and Andreas Pavlogiannis. 2024. How Hard Is Weak-Memory Testing? Proc. ACM Program. Lang. 8, POPL, Article 66 (Jan. 2024), 32 pages. <https://doi.org/10.1145/3632908>
- [11] Krishnendu Chatterjee, Andreas Pavlogiannis, and Viktor Toman. 2019. Value-centric dynamic partial order reduction. Proc. ACM Program. Lang. 3, OOPSLA (2019), 124:1–124:29. <https://doi.org/10.1145/3360550>
- [12] Florian Furbach, Roland Meyer, Klaus Schneider, and Maximilian Senftleben. 2015. Memory-Model-Aware Testing: A Unified Complexity Analysis. ACM Trans. Embed. Comput. Syst. 14, 4, Article 63 (sep 2015), 25 pages. [https:](https://doi.org/10.1145/2753761) [//doi.org/10.1145/2753761](https://doi.org/10.1145/2753761)
- [13] Phillip B. Gibbons and Ephraim Korach. 1997. Testing Shared Memories. SIAM J. Comput. 26, 4 (1997), 1208–1244. <https://doi.org/10.1137/S0097539794279614>
- [14] Alex Gonthmakher, Sergey Polyakov, and Assaf Schuster. 2003. Complexity of Verifying Java Shared Memory Execution. Parallel Processing Letters 13, 04 (2003), 721–733. <https://doi.org/10.1142/S0129626403001628>
- [15] Shiyou Huang and Jeff Huang. 2016. Maximal causality reduction for TSO and PSO. SIGPLAN Not. 51, 10 (Oct. 2016), 447–461. <https://doi.org/10.1145/3022671.2984025>
- [16] Michalis Kokologiannakis, Iason Marmanis, Vladimir Gladstein, and Viktor Vafeiadis. 2022. Truly Stateless, Optimal Dynamic Partial Order Reduction. Proc. ACM Program. Lang. 6, POPL (2022). <https://doi.org/10.1145/3498711>
- [17] Michalis Kokologiannakis, Azalea Raad, and Viktor Vafeiadis. 2019. Model Checking for Weakly Consistent Libraries. In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation (Phoenix, AZ, USA) (PLDI 2019). Association for Computing Machinery, New York, NY, USA, 96–110. [https://doi.org/10.1145/](https://doi.org/10.1145/3314221.3314609) [3314221.3314609](https://doi.org/10.1145/3314221.3314609)
- [18] Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. 2017. Repairing Sequential Consistency in C/C++11. In PLDI 2017. 618–632. <https://doi.org/10.1145/3062341.3062352> Technical Appendix Available at [https://plv.mpi-sws.org/scfix/full.pdf.](https://plv.mpi-sws.org/scfix/full.pdf)
- [19] Roy Margalit and Ori Lahav. 2021. Verifying Observational Robustness against a C11-Style Memory Model. Proc. ACM Program. Lang. 5, POPL, Article 4 (2021), 33 pages. <https://doi.org/10.1145/3434285>
- [20] Umang Mathur, Andreas Pavlogiannis, and Mahesh Viswanathan. 2020. The Complexity of Dynamic Data Race Prediction (LICS '20). Association for Computing Machinery, New York, NY, USA, 713–727. [https://doi.org/10.1145/](https://doi.org/10.1145/3373718.3394783) [3373718.3394783](https://doi.org/10.1145/3373718.3394783)
- [21] The Go language team. 2022. The Go Memory Model. [https://go.dev/ref/mem.](https://go.dev/ref/mem) Accessed: 2024-11-22.
- [22] The Rustonomicon authors. 2024. Atomics. [https://doc.rust-lang.org/nomicon/atomics.html.](https://doc.rust-lang.org/nomicon/atomics.html) Accessed: 2024-11-22 at commit [https://github.com/rust-lang/nomicon/blob/0674321898cd454764ab69702819d39a919afd68/src/atomics.md.](https://github.com/rust-lang/nomicon/blob/0674321898cd454764ab69702819d39a919afd68/src/atomics.md)
- [23] Hünkar Can Tunç, Parosh Aziz Abdulla, Soham Chakraborty, Shankaranarayanan Krishna, Umang Mathur, and Andreas Pavlogiannis. 2023. Optimal Reads-From Consistency Checking for C11-Style Memory Models. Proc. ACM

Program. Lang. 7, PLDI, Article 137 (jun 2023), 25 pages. <https://doi.org/10.1145/3591251>

A FORMALIZATIONS OF MEMORY MODELS USED

We now add details that were omitted from the extended abstract. The formalization presented here is consistent with [\[10\]](#page-3-16) and [\[19\]](#page-3-17) with the exception of the Relaxed memory model, which is different from [\[10\]](#page-3-16) because we use a separate derivation.

However, the precise formalization has not been published in this exact form, to the author's knowledge. We use a different but more intuitive formalization of RC20 to motivate the derivation of RC20w (RC20 without porf-acyclicity), and RC20-Ordered (RC20 with "infinite" release sequences).

Our formalization of RC20 can be thought of as an adaptation of the technique used to formalize RC11 [\[18\]](#page-3-21), but applied to the RC20 memory model. To further justify our formalization, we prove "common sense" intuitive properties that have not been formalized in the literature to the author's knowledge. For instance, we show that atomicity is equivalent to the irreflexivity of com, and that com is a strict weak order under atomicity. We also show that hb-acyclicity is in fact redundant, as it is implied by atomicity and coherence.

A.1 Detailed preliminaries

Events. An event is either a memory or fence event.

A memory event is a tuple ⟨id, tid, op, loc, ord,rval, wval⟩ which denote the event id, thread id, operation, accessed memory location, memory order, value read, and value written respectively. A fence event is a tuple ⟨id, tid, ord⟩ which denote the event id, thread id, and memory order respectively.

The purpose of the event id is merely to disambiguate distinct memory events that happen to share the same attributes, and as such, we will not place much emphasis on it. The operation is either a read, write, or read-modify-write (henceforth RMW). We use the letters r, w, and rmw to denote each type of operation. The memory orders are, arranged in increasing order of strength, rlx ⊑ acq, rel ⊑ acqrel. Given an event e, we allow accessing its properties with an object-notation style, e.g. e ord is the memory order of e .

When the set of events is understood from context, we denote W , R , and F the writes, the reads, and the fence events of E respectively. RMWs count as both writes as well as reads, so we denote $M = W \cap R$ the set of RMWs of E.

Given a set of events or relation over events S and either a thread identifier t , a memory location x, or a memory order ord, we denote $S_t,$ $S_x,$ S^{ord} the set or relation restricted to events on thread t , accessing location x , or having memory order ord respectively. We similarly denote $S^{\exists \text{ord}} \triangleq \{e \in S \mid e.\text{ord } \exists \text{ ord}\}$ the set of events whose memory order is at least as strong as ord.

Executions. An *abstract* execution is a tuple $\widetilde{G} \triangleq \langle E, \text{po}, \text{mo} \rangle$, where E is a set of events annotated with values, and po, mo are binary relations over E . The program order po is a strict total order on the events of each thread. The store-order relation mo (also known as modification order) is a strict total order on the writes to each location.

Given an abstract execution \tilde{G} , a *concrete* execution (for \tilde{G}) is a tuple $G \triangleq \langle E, \text{po}, \text{mo}, \text{rf} \rangle$ where E, po, mo match those in \tilde{G} , such that the reads-from relation rf is a relation from writes to reads rf \subseteq $W \times R$, rf is consistent with the locations and values of each event, i.e. for all $(e_1, e_2) \in E$, e_1 's location and value written are equal to e_2 's location and value read, and finally its inverse rf $^{-1}$ is a function, i.e. every read reads from at most one write.

A summary of the relations defined in each abstract or concrete execution is given in Fig. [A1.](#page-5-0) Notation for relations. We denote R; S the composition of R and S, denote $R^?, R^+, R^*$ the reflexive, transitive, and reflexive-transitive closures of R , and denote R^{-1} the inverse relation of R . Given a

6 G. Tan and the contract of t

$$
p_0 \subseteq \bigsqcup_{\text{thread } t} E_t \times E_t \quad \text{mod } \subseteq \bigsqcup_{\text{location } x} E_x \times E_x \quad \text{rf } \subseteq \bigsqcup_{\text{location } x} W_x \times R_x
$$

po, is a total order
$$
\text{mod } x \text{ is a total order}
$$

Fig. A1. Summary of the types of each relation in an abstract or concrete execution.

set of events S , we denote $[S]$ the identity relation on S . We also allow infix notation for relations, e.g. e_1 mo e_2 rf $e_3 \iff (e_1, e_2) \in \text{mo} \land (e_2, e_3) \in \text{rf}.$

Given a relation R, we denote $irr(R) \triangleq \forall e. ((e, e) \notin R)$ the statement that R is irreflexive and denote $acy(R) \triangleq irr(R^+)$ the statement that R is acyclic.

Memory models. An (axiomatic) memory model is a set of statements M with free variables E , po, mo, rf. A concrete execution G satisfies or is consistent under a memory model M (denoted $|G \models M|$ if all its statements are true when E, po, mo, rf are interpreted according to G. An abstract execution \tilde{G} is *feasible* under M if there exists some concrete execution G such that $G \models M$.

Comparing strengths of memory models and defining fragments. M_1 is stronger than M_2 (denoted $M_1 \preceq M_2$) if for all concrete executions $G, G \models M_1 \implies G \models M_2$. M_1 is a fragment of M_2 if it only adds constraints, i.e. $M_1 = M_2 \cup C$ for some set of axioms C. Note that in the literature, the term "fragment" tends to refer to syntactical restrictions, i.e. constraints placed on the program itself. For example, the Relaxed-Acyclic fragment of RC20 requires all operations to have memory order Relaxed. This nuance is not important in this work, so our definition is simplified.

A.2 Derived relations

We now define relevant relations derived from po, mo, rf.

We denote the *from-reads* relation fr ≜ $(rf^{-1}; mo) \setminus [E]$, which relates reads and writes fr ⊆ R×W. Intuitively, r fr w means that w modifies some location "after" r reads it.

We denote the *coherence-order* relation com \triangleq (mo \cup rf \cup fr)⁺. This relates all events accessing the same location com $\subseteq \bigsqcup_{\text{location } x} E_x \times E_x$. Intuitively, the coherence order on a location com_x is the notion of "time" as viewed from the perspective of x, so e_1 com e_2 intuitively means that e_2 accesses some location "after" e_1 accesses it. The coherence axiom (described later) is used to make this intuitive notion correct.

We denote the *release-sequence* relation (for RC20) rs \triangleq rf^{*}; [W]. If w₁ rs w₂, we say that w₂ participates in w_1 's release sequence. We can say that each write w_1 is associated with a release sequence, a sequence of writes starting with the w_1 itself.

We denote the synchronizes-with relation (for RC20)

$$
sw \triangleq [E^{\sqsupseteq rel}]; ([F]; \text{po})^?; \text{rs}; \text{rf}; (\text{po}; [F])^?; [E^{\sqsupseteq acq}].
$$

It is helpful to think of sw as an extension of the simpler relation for the fence-free fragment, under which sw = [$E^{\exists\textrm{rel}}]$; rs; rf; [$E^{\exists\textrm{acq}}]$. Under this fragment, we have w sw r iff w is tagged <code>rel</code> or stronger, r reads from some write in w 's release sequence, and r is tagged acq or stronger. The full definition for sw indicates how fence events participate in the synchronizes-with relation, but we do not go into detail for its intuition as it is not required for this work.

Since rs ^{\triangle} rf^{*} in RC20, it is much more common to formalize sw using the equivalent definition

$$
sw \triangleq [E^{\exists rel}]; ([F]; \text{po})^?; \text{rf}^+; (\text{po}; [F])^?; [E^{\exists acq}].
$$

We denote the happens-before relation (for RC20) hb \triangleq (po∪sw)⁺. This intuitively captures the notion of time as viewed from any particular event.

We denote the *release-sequence-ordered* relation (for RC20-Ordered) rso \triangleq mo[?]. This means that w_2 participates in w_1 's release sequence simply if w_2 is not mo-ordered before w_1 — release sequences "last forever".

We denote the synchronizes-with-ordered relation (for RC20-Ordered)

$$
\mathsf{swo} \triangleq [E^{\sqsupseteq rel}]; ([F]; \mathsf{po})^?; \mathsf{rso}; \mathsf{rf}; (\mathsf{po}; [F])^?; [E^{\sqsupseteq acq}].
$$

This strengthens the notion of release sequences from $rs = rf^*$ to $rso = mo^2$.

We denote the happens-before-ordered relation (for RC20-Ordered), hbo ≜ (po∪swo)⁺. This also captures the notion of time as viewed from an event, but under the RC20-Ordered memory model.

Under the Release-Acquire fragment where every event's memory order is as strong as possible $(R = E^{\exists acq}, W = E^{\exists rel}, M = E^{acqrel}),$ the happens-before and happens-before-ordered relations can be simplified. We denote these simplifications $hb^{RA} \triangleq (po \cup rf^+)^\dagger$ and $hbo^{RA} \triangleq (po \cup (mo^?; rf))^+$ respectively. Observe that in the case of hb^{RA} , the transitive rf^+ edge can be simplified to get the alternative definition hb^{RA} ≜ (po∪rf)⁺, and for consistency with the literature, with refer to hb^{RA} with the more common name porf \triangleq (po \cup rf)⁺.

Formally, we can say that under the Release-Acquire fragment, $hb = hb^{RA}$, porf and $hbo = hbo^{RA}$. However, note that we still use these relations outside of the Release-Acquire fragment.

The full list of derived relations is given in Fig. [A2](#page-6-0)

$$
fr \triangleq (rf^{-1}; mo) \setminus [E]
$$
\n
$$
com \triangleq (mo \cup rf \cup fr)^+
$$
\n
$$
rs \triangleq rf^*
$$
\n
$$
rso \triangleq mo^?
$$
\n
$$
sw \triangleq [E^{\exists rel}]; ([F]; po)^?, rs; rf; (po; [F])^?, [E^{\exists acq}]
$$
\n
$$
sw \triangleq [E^{\exists rel}]; ([F]; po)^?, rs; rf; (po; [F])^?, [E^{\exists acq}]
$$
\n
$$
hb \triangleq (po \cup sw)^+
$$
\n
$$
hbo \triangleq (po \cup rf)^+
$$
\n
$$
hbo^{RA} \triangleq (po \cup (mo; rf))^+
$$

Fig. A2. The full list of derived relations used.

A.3 Consistency axioms

We now define the statements that will be used in the various memory models. These statements are often named consistency axioms or simply axioms in the context of memory models. We give these axioms names as the various memory models share many of their axioms.

A.3.1 Core consistency axioms. The most important axiom is atomicity, which states that every RMW must read from the immediately preceding write. We formalize this with the axiom irr (com), the irreflexivity of com. It can be shown that this is equivalent to the original definition: so long as mo and rf are well-formed, every RMW reads from the immediately preceding write iff com_x is a strict weak order iff com is irreflexive. This justifies the intuition that com_x is the "notion of time" as viewed from the perspective of x, as it ensures there are no cycles in com_x .

Analogously, another important axiom is acyclicity of happens-before, to justify the intuition that hb (or hbo) is a valid "notion of time" by ensuring that there are no cycles. This is formalized with the statement $irr(hb)$ (or $irr(hbo)$).

The next axiom is coherence, which intuitively states that each variable's notion of time is consistent with each of its events' notion of time. This is formalized (for RC20) with the statement $irr(hb; com)$. Intuitively, if an event e_1 happens before another e_2 , this axiom states that e_2 cannot be coherence ordered before e_1 . For RC20-Ordered, we use the appropriate notions of time, and formalize it with the statement $irr(hbo; com)$.

The above axioms formalize the majority of the $C/C++$ memory model, not accounting for SC accesses (which we did not even formalize a memory order for), or parts of the standard that are informally specified (memory fairness, out of thin air behaviors). As such, these form the core of any memory model we consider.

RC20 proposes the axiom porf-acyclicity to formalize the prohibition of out of this air behaviors, $irr(porf)$. In RC20-Ordered, the analogous axiom is hbo^{RA}-acyclicity $irr(hbo^{RA})$, replacing RC20's notion of time with RC20-Ordered's.

A summary of the core consistency axioms is in Fig. [A3.](#page-7-0)

atomicity $\triangleq irr(\text{com})$ hb-acyclicity $\triangleq irr(hb)$ hbo-acyclicity $\triangleq irr(hbo)$ coherence $\triangleq irr(hb; com)$ coherence-ordered $\triangleq irr(hbo; com)$ porf-acyclicity $\triangleq irr(porf)$ hbo^{RA}-acyclicity $\triangleq irr(hbo^{RA})$

Fig. A3. The core consistency axioms.

A.3.2 Redundancy of acyclicity of happens-before. Interestingly, one of the core consistency axioms is completely redundant, in the sense that if atomicity and coherence are assumed, hb-acyclicity is automatically implied, and similarly for the ordered variants.

> atomicity $∧$ coherence \implies hb-acyclicity atomicity $∧$ coherence-ordered \implies hbo-acyclicity

A.3.3 Alternative coherence axioms. It is common in other formalisms to split the coherence axiom into parts. At the most extreme, one can split the coherence axiom into all 4 combinations of write-read coherence, formalizing the constraint placed on com when a write happens-before a read, and similarly for the combinations read-read coherence, write-write coherence, and read-write coherence.

This follows the decomposition of com into each type of coherence, the correctness of which is a corollary of the proof that com is a strict weak order, assuming atomicity.

$$
com \triangleq comRW \cup comRR \cup comWW \cup comWR
$$

$$
comRW \triangleq fr \qquad comRR \triangleq fr; rf \qquad comWW \triangleq mo \qquad comWR \triangleq mo'; rf
$$

Decomposing the coherence axioms according to the above decomposition of com, we obtain the axioms WR-coherence(-ordered), RR-coherence(-ordered), WW-coherence(-ordered), and RWcoherence(-ordered). As the decomposition holds whenever com is a strict weak order (atomicity), the decomposed coherence axioms are equivalent to the original coherence axioms under atomicity.

Instead of fully decomposing each coherence axiom into all 4 combinations, it is also common to decompose the coherence axiom into 2 halves. Read-coherence combines WR-coherence and RR-coherence, while write-coherence combines WW-coherence and RW-coherence.

It is also common to formalize write coherence under porf-acyclicity. This allows us to drop the case $irr(hb;rf)$ as it is implied by porf-acyclicity, giving us the axioms write-coherence(-ordered)under-porf.

The decomposed coherence axioms are shown in Fig. [A4](#page-8-0) and their relationships are shown in Fig. [A5.](#page-9-0)

> WR-coherence $\triangleq irr(hb;fr)$ RR-coherence $\triangleq irr(hb;fr;rf)$ WW-coherence $\triangleq irr(hb; mo)$ RW-coherence $\triangleq irr(hb;mo^2;rf)$ read-coherence $\triangleq irr(\text{hb}; \text{fr}; \text{rf}^2)$ write-coherence $\triangleq irr(\text{hb};(\text{mo}\cup(\text{mo}^?;\text{rf})))$ write-coherence-under-porf $\triangleq irr(hb;mo;rf^?)$ WR-coherence-ordered $\triangleq irr(hbo; fr)$ RR-coherence-ordered $\triangleq irr(hbo, fr, rf)$ WW-coherence-ordered $\triangleq irr(hbo; mo)$ RW-coherence-ordered ≜ $irr(hbo; mo^?; rf)$ read-coherence-ordered $\triangleq irr(\text{hbo}; \text{fr}; \text{rf}^2)$ write-coherence-ordered ≜ *irr*(hbo; (mo∪(mo[?]; rf))) write-coherence-ordered-under-porf $\triangleq irr(\text{hbo};\text{mo};\text{rf}^2)$

Fig. A4. The decomposed variants of the coherence axiom.

A.3.4 Alternative atomicity axioms. Other formalisms similarly do not formalize the atomicity axiom the same way. As before, we split atomicity into forward-atomicity and backward-atomicity, where the first constraint states that an RMW must not read from a write the future, while the second constraint states that an RMW must not read from a write in the past. Observe that $\text{com}WW = \text{mo}$ is already irreflexive because it is a strict total order, and $comm \mathbb{W} = \{r \}$ is irreflexive by force, because the identity relation is subtracted away. So the two atomicity cases correspond to the irreflexivity of comWR and comRR respectively. These are shown in Fig. [A6.](#page-9-1)

A.3.5 Axioms for defining fragments. We define the Release-Acquire, Relaxed, single-writer, and single-location fragments in Fig. [A7.](#page-9-2) Note that these constraints are all syntactic restrictions on what's allowed in an abstract or concrete execution, so they are fragments in the nuanced sense as well.

The Release-Acquire and Relaxed fragments restrict which memory orders are allowed in the program. The Release-Acquire fragment states that every read has memory order at least acq or stronger and every write has memory order at least rel or stronger. This means RMWs have memory order acqrel. The Relaxed fragment states that every event must have memory order rlx.

The single-writer fragment restricts where writes are performed, and states that every location is written to by exactly one thread. This is formalized by saying that if two writes share a location, they must also share the same thread.

atomicity ∧ coherence ⇐⇒ atomicity ∧ WR-coherence ∧ RR-coherence ∧ WW-coherence ∧ RW-coherence atomicity ∧ coherence-ordered ⇐⇒ atomicity ∧ WR-coherence-ordered ∧ RR-coherence-ordered ∧ WW-coherence-ordered ∧ RW-coherence-ordered read-coherence ⇐⇒ WR-coherence ∧ RR-coherence write-coherence ⇐⇒ WW-coherence ∧ RW-coherence read-coherence-ordered ⇐⇒ WR-coherence-ordered ∧ RR-coherence-ordered write-coherence-ordered ⇐⇒ WW-coherence-ordered ∧ RW-coherence-ordered porf-acyclicity ∧ write-coherence ⇐⇒ porf-acyclicity ∧ write-coherence-under-porf porf-acyclicity ∧ write-coherence-ordered

⇐⇒ porf-acyclicity ∧ write-coherence-ordered-under-porf

Fig. A5. Relationships between the decomposed coherence axioms.

forward-atomicity $\triangleq irr(\overline{mo}^2; rf)$ backward-atomicity $\triangleq irr(fr; mo)$ atomicity ⇐⇒ forward-atomicity ∧ backward-atomicity

Fig. A6. Alternative atomicity axioms.

ra-fragment \triangleq ($\forall e \in R$, e .ord \sqsubseteq acq) \land ($\forall e \in W$, e .ord \sqsubseteq rel) rlx-fragment ≜ $\forall e \in E$, e.ord = rlx single-writer $\triangleq \forall$ location $x, \forall w_1, w_2 \in W_x$, w_1 .tid = w_2 .tid single-location $\triangleq \forall e_1, e_2 \in E, e_1$.loc = e_2 .loc

Fig. A7. Axioms for defining fragments.

Finally, the single-location fragment restricts the number of memory locations to just one. This is formalized by saying every event shares the same location.

A.3.6 Coherence axioms for Release-Acquire. Under the Release-Acquire fragment, $hb =$ porf, which allows us to make some simplifications as optional rf' edges may be absorbed into porf.

For the SRA memory model, we'll need a strengthening of write coherence, where mo must be transitively consistent with porf. These axioms are shown in Fig. $A8$.

> read-coherence-ra $\triangleq irr(porf; fr)$ write-coherence-ra $\triangleq irr(porf; mo)$ strong-write-coherence-ra $\triangleq ac\gamma($ porf ∪ mo)

Fig. A8. Simplified coherence axioms under the Release-Acquire fragment.

A.3.7 Coherence axioms for Relaxed. Under the Relaxed fragment, $hb = po$, which allows us to make some simplifications as well. Since write coherence is unwieldy under this fragment, we use the split versions of write coherence there. These axioms are shown in Fig. [A8.](#page-10-1)

```
read-coherence-rlx \triangleq irr(\text{po; fr; rf}^?)write-coherence-rlx ≜ irr(po; (mo∪ (mo<sup>2</sup>; rf)))
WW-coherence-rlx \triangleq irr(po;mo)RW-coherence-rlx \triangleq irr(po;mo^?;rf)
```
Fig. A8. Simplified coherence axioms under the Relaxed fragment.

A.4 Memory models

We finally define the memory models we use in this work, which are RC20, RC20w (RC20 without porf-acyclicity), RC20-Ordered (our generalization of the single-writer constraint), RA, SRA, Relaxed-Acyclic, and Relaxed.

> $RC20w \triangleq \{atomicity, coherence\}$ $=$ {*irr*(com), *irr*(hb; com)} $RC20 \triangleq$ {porf-acyclicity, atomicity, coherence} $= \{irr(porf), irr(com), irr(hb; com)\}$ RC20-Ordered $\triangleq \{\text{hbo}^{RA}\text{-acyclicity, atomicity, coherence-ordered}\}\$ $= \{irr(hbo^{RA}), irr(com), irr(hbo; com)\}$

RA, Relaxed, and Relaxed-Acyclic are defined as fragments of RC20w and RC20. SRA is defined to be a strengthening of RA that enforces strong-write-coherence.

> RA $triangleq$ RC20w ∪ {ra-fragment} ⇐⇒ RC20 ∪ {ra-fragment} SRA ≜ RA ∪ {strong-write-coherence-ra} Relaxed ≜ RC20w ∪ {rlx-fragment} Relaxed-Acyclic ≜ RC20 ∪ {rlx-fragment}

Using the alternative coherence axioms covered earlier, we have following simplifications for RA, SRA, Relaxed, and Relaxed-Acyclic. These simplifications are useful in proofs as they allow one to more directly pinpoint the source of inconsistency.

A.5 Relationships between memory models under single-writer and single-location

Under the single-writer constraint, the fragments of RC20-Ordered are equivalent to the corresponding fragments of RC20, plus SRA. Under the single-location constraint, the fragments of RC20-Ordered are equivalent to the corresponding fragments of RC20 and RC20w, plus SRA.

{single-writer} ∪ RC20-Ordered

⇐⇒ {single-writer} ∪ RC20

{single-writer} ∪ RC20-Ordered ∪ {ra-fragment}

- ⇐⇒ {single-writer} ∪ RA
- ⇐⇒ {single-writer} ∪ SRA

{single-writer} ∪ RC20-Ordered ∪ {rlx-fragment}

- ⇐⇒ {single-writer} ∪ Relaxed-Acyclic
	- {single-location} ∪ RC20-Ordered
- ⇐⇒ {single-location} ∪ RC20
- ⇐⇒ {single-location} ∪ RC20w

{single-location} ∪ RC20-Ordered ∪ {ra-fragment}

- ⇐⇒ {single-location} ∪ RA
- ⇐⇒ {single-location} ∪ SRA
	- {single-location} ∪ RC20-Ordered ∪ {rlx-fragment}
- ⇐⇒ {single-location} ∪ Relaxed-Acyclic
- ⇐⇒ {single-location} ∪ Relaxed

A.6 Comparison between RC20 and the original RC20 axioms

We compare our formalism with the original formalism by Margalit and Lahav [\[19\]](#page-3-17) for RC20.

Margalit-Lahav-RC20 ≜ {RC20-write-coherence, RC20-read-coherence,

RC20-atomicity, RC20-porf-acyclicity}

RC20-write-coherence $\triangleq irr(\text{mo}; \text{rf}^2; \text{hb}^2)$

RC20-read-coherence $\triangleq irr({\sf fr; rf}^?; {\sf hb})$

RC20-atomicity $\triangleq irr(fr; mo)$

RC20-porf-acyclicity $\triangleq acy(po \cup rf)$

RC20-porf-acyclicity is equivalent to porf-acyclicity, RC20-atomicity is equivalent to backwardatomicity, and RC20-read-coherence is equivalent to read-coherence. We then have

RC20-write-coherence ← forward-atomicity ∧ write-coherence-under-porf

where the first case corresponds to not taking the hb edge, and the second case corresponds to taking the hb edge.

In total, we have porf-acyclicity directly, atomicity by forward-atomicity and backward-atomicity, and coherence by write-coherence-under-porf, porf-acyclicity, and read-coherence.

Thus, Margalit-Lahav-RC20 and RC20 are equivalent.